

8-BIT MICROPROCESSING UNIT

The MC6809 is a revolutionary high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the M6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The MC6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

MC6800 COMPATIBLE

- Hardware Interfaces with All M6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = 4 × E)
- DMA/BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories


SOFTWARE FEATURES

- 10 Addressing Modes
 - 6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing:
 - 0-, 5-, 8-, or 16-Bit Constant Offsets 8- or 16-Bit Accumulator Offsets
 - Auto Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 × 8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

HMOS

(HIGH DENSITY N-CHANNEL, SILICON-GATE)

8-BIT MICROPROCESSING UNIT



PIN ASSIGNMENT

			_
v _{ss} t	1 •	40	HALT
NMI	2	39	XTAL
IRO	3	38	EXTAL
FIRO	4	37	RESET
BS[5	36	MRDY
BAC	6	35	j o
v _{cc} t	7	34	Þ€
AO [8	33	DMA/BREQ
A1[9	32	I R/₩
A2 [10	31	1 00
A3 [11	30	1 D1
A4 [12	29	1 D2
A5[13	28	1 D3
A6 [14	27	1 D4
A7 [15	26	1 D5
A8 [16	25	D D6
A9 🕻	17	24	1 07
A10[18	23	A15
A11	19	22	A14
A12	20	21	A13
,			J

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	٧
Input Voltage	V _{in}	-0.3 to $+7.0$	٧
Operating Temperature Range MC6809, MC68A09, MC68B09 MC6809C, MC68A09C, MC68B09C	TA	T _L to T _H 0 to +70 -40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			1
Ceramic		50	
Cerdip	θυΑ	60	°C/W
Plastic		100	1

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage levels (e.g., either VSS or VCC).

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \circ \theta_{JA})$$

Where:

TA ■ Ambient Temperature, °C

θ J A ■ Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT < PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 ^{\circ}C)$$

(2)

(1)

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$$


(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

ELECTRICAL CHARACTERISTICS (V_{CC}=5.0 V ±5%, V_{SS}=0, T_A=T_L to T_H unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIH VIHR	V _{SS} + 2.0 V _{SS} + 4.0	-	V _{CC}	٧
Input Low Voltage	Logic, EXTAL, RESET	VIL	V _{SS} - 0.3	-	V _{SS} + 0.8	٧
Input Leakage Current (V _{IN} = 0 to 5.25 V, V _{CC} = max)	Logic	lin	-	-	2.5	μА
dc Output High Voltage $ \begin{aligned} &(I_{Load} = -205~\mu\text{A},~V_{CC} = \text{min}) \\ &(I_{Load} = -145~\mu\text{A},~V_{CC} = \text{min}) \\ &(I_{Load} = -100~\mu\text{A},~V_{CC} = \text{min}) \end{aligned} $	D0-D7 A0-A15, R/ W , Q, E BA, BS	∨он	VSS+2.4 VSS+2.4 VSS+2.4		- - -	٧
dc Output Low Voltage (I _{Load} = 2.0 mA, V _{CC} = min)		VOL	_	-	V _{SS} +0.5	٧
Internal Power Dissipation (Measured at TA=0°C in	Steady State Operation)	PINT	-	-	1.0	W
Capacitance * (V _{in} = 0, T _A = 25°C, f = 1.0 MHz)	D0-D7, RESET Logic Inputs, EXTAL, XTAL	C _{in}	-	10 10	15 15	pF
	A0-A15, R/W, BA, BS	Cout	_		15	pF
Frequency of Operation (Crystal or External Input)	MC6809 MC68A09 MC68B09	fXTAL	0.4 0.4 0.4	- - -	4 6 8	MHz
Hi-Z (Off State) Input Current (V _{in} = 0.4 to 2.4 V, V _{CC} = max)	D0-D7 A0-A15, R/₩	^I TSI	-	2.0 —	10 100	μА

^{*}Capacitances are periodically tested rather than 100% tested.



BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

ldent.	Chamananistian	Symbol	Sumbol MC68		MC6	MC68A09		8B09	Unit
Number	Characteristics	Зупрог	Min	Max	Min	Max	Min	Max	Offic
1	Cycle Time (See Note 5)	tcyc	1.0	10	0.667	10	0.5	10	μS
2	Pulse Width, E Low	PWEL	430	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	15500	280	15700	220	15700	ns
4	Clock Rise and Fall Time	t _r , tf	_	25	-	25	_	20	ns
5	Pulse Width, Q High	PWQH	430	5000	280	5000	210	5000	ns
6	Pulse Width, Q Low	PWQL	450	15500	280	15700	220	15700	ns
7	Delay Time, E to Q Rise	tAVS	200	250	130	165	80	125	ns
9	Address Hold Time* (See Note 4)	tAH	20	_	20	-	20	-	ns
10	BA, BS, R/W, and Address Valid Time to Q Rise	tAQ.	50	-	25	_	15	_	ns
17	Read Data Setup Time	^t DSR	80	-	60	-	40	-	ns
18	Read Data Hold Time*	^t DHR	10	_	10		10	-	ns
20	Data Delay Time from Q	tDDQ	_	200	_	140	_	110	ns
21	Write Data Hold Time*	tDHW	30	_	30	_	30	_	ns
29	Usable Access Time (See Note 3)	tACC	695	_	440	-	330	I -	ns
	Processor Control Setup Time (MRDY, Interrupts, DMA/BREQ, HALT, RESET) (Figures 6, 8, 9, 10, 12, and 13)	t₽⋶S	200	_	140	-	110		ns
	Crystal Oscillator Start Time (Figures 6 and 7)	tRC	-	100	-	100	_	100	ms
	Processor Control Rise and Fall Time (Figures 6 and 8)	¹PCr, ¹PCf	_	100	-	100	_	100	ns

^{*}Address and data hold times are periodically tested rather than 100% tested.

- Voltage levels shown are V_L≤0.4 V, V_H≥2.4 V, unless otherwise specified.
 Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
 Usable access time is computed by: 1-4-7 max +10-17.
 Hold time (9) for BA and BS is not specified
 Maximum t_{CVC} during MRDY or DMA/BREQ</sub> is 16 μs.





FIGURE 3 - BUS TIMING TEST LOAD



C = 30 pF for BA, BS 130 pF for D0-D7, E, Q 90 pF for A0-A15, R/W R = 11.7 k Ω for D0-D7 16.5 k Ω for A0-A15, E, Q, R/ \overline{W} 24 k Ω for BA, BS

PROGRAMMING MODEL

As shown in Figure 4, the MC6809 adds three registers to the set available in the MC6800. The added registers include a direct page register, the user stack pointer, and a second index register.

ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The direct page register of the MC6809 serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during processor reset.




FIGURE 4 — PROGRAMMING MODEL OF THE MICROPROCESSING UNIT

INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

STACK POINTER (U,S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the MC6809 point to the top of the stack, in contrast to the MC6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the MC6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.


PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 5.

FIGURE 5 - CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

BIT 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

BIT 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

BIT 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos-complement result will leave N set to a one.

BIT 4 (I)

Bit 4 is the $\overline{\text{IRQ}}$ mask bit. The processor will not recognize interrupts from the $\overline{\text{IRQ}}$ line if this bit is set to a one. $\overline{\text{NMI}}$, $\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

BIT 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RESET} all set F to a one. \overline{IRQ} , SWI2, and SWI3 do not affect F.

BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is $\pm 5.0 \text{ V} \pm 5\%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address $\overline{\text{FFFF16}}$, $R/\overline{W}=1$, and BS=0; this is a "dummy access" or $\overline{\text{VMA}}$ cycle. Addresses are valid on the rising edge of Q. All address bus drivers are made high impedance when output bus available (BA) is high. Each pin will drive one Schottky TTL load or four LSTTL loads, and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads, and 130 pF.

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high. R/\overline{W} is valid on the rising edge of Q.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE₁₆ and FFFF₁₆ (Table 1) when interrupt acknowledge is true, (BA•BS = 1). During initial power on, the RESET line should be held low until the clock oscillator is fully operational. See Figure 7.

Because the MC6809 RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

HALT


A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external real-time requests (\overline{FIRQ} , \overline{IRQ}) although $\overline{DMA}/\overline{BREQ}$ will always be accepted, and \overline{NMI} or \overline{RESET} will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not running (\overline{RESET} , $\overline{DMA}/\overline{BREQ}$), a halted state (\overline{BA}) as still low. If $\overline{DMA}/\overline{BREQ}$ and \overline{HALT} low while \overline{RESET} is still low. If $\overline{DMA}/\overline{BREQ}$ and \overline{HALT} are both pulled low, the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will the become halted. See Figure 8.

BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, a dead cycle will elapse before the MPU acquires the bus.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU State		MPU State Definition
BA	BS	Wil o otate benintien
0	0	Normal (Running)
0	1	Interrupt or Reset Acknowledge
1	0	Sync Acknowledge
1	1	Halt or Bus Grant Acknowledge




NOTES: 1. Parts with date codes prefixed by 7F or 5A will come out of RESET one cycle sooner than shown.

2. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


3. FFFE appears on the bus during RESET low time. Following the active transition of the RESET line, three more FFFE cycles will appear followed.


by the vector fetch.


FIGURE 7 - CRYSTAL CONNECTIONS AND OSCILLATOR START UP



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.







Nominal Crystal Parameters						
	3.58 MHz	4.00 MHz	6.0 MHz	8.0 MHz		
RS	60 D	50 Ω	30-50 Ω	20-40 Ω		
СО	3.5 pF	6.5 pF	4-6 pF '	4-6 pF		
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF		
<u> </u>	>40 k	>30 k	> 20 k	> 20 k		

All parameters are 10%

NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.





FIGURE 8 — HALT AND SINGLE INSTRUCTION EXECUTION FOR SYSTEM DEBUG



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

INTERRUPT ACKNOWLEDGE is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

SYNC ACKNOWLEDGE is indicated while the MPU is waiting for external synchronization on an interrupt line.

HALT/BUS GRANT is true when the MC6809 is in a halt or bus grant condition.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

1	Map For ocations	Interrupt Vector
MS	LS	Description
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	IRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable

interrupt cannot be inhibited by the program, and also has a higher priority than $\overline{FIRQ}, \overline{IRQ},$ or software interrupts. During recognition of an \overline{NMI} , the entire machine state is saved on the hardware stack. After reset, an \overline{NMI} will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of \overline{NMI} low must be at least one E cycle. If the \overline{NMI} input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

FAST-INTERRUPT REQUEST (FIRO)*


A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request (IRQ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

INTERRUPT REQUEST (IRQ)*


A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRQ} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRQ} . \overline{IRQ} also has a lower priority than \overline{FIRQ} . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

^{*}NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge.

FIGURE 9 — IRO AND NMI INTERRUPT TIMING



NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic low = 0.8 V unless otherwise specified.
* E clock shown for reference only.



NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2.0 V and logic low = 0.8 V unless otherwise specified.
* E clock shown for reference only.

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Figure 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

E, Q

E is similar to the MC6800 bus timing signal phase 2; Q is a quadrature clock signal which leads E. Q has no parrallel on the MC6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Figure 11.

MRDY*

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of quarter (%) bus cycles, thus allowing interface to slow memories, as shown in Figure 12(a). During non-valid memory access (VMA cycles), MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

NOTE

Four of the early production mask sets (G7F, T5A, P6F, T6M) require synchronization of the MRDY input with the 4f clock. The synchronization necessitates an external oscillator as shown in Figure 12(b). The negative transition of the MRDY signal, normally derived from the chip select decoding, must meet the tPCS timing. With these four mask sets, MRDY's positive transition must occur with the rising edge of 4f.

In addition, on these same mask sets, MRDY will not stretch the E and Q signals if the machine is executing either a TFR or EXG instruction during the HALT high-to-low transition. If the MPU executes a CWAI instruction, the machine pushes the internal

registers onto the stack and then awaits an interrupt. During this waiting period, it is possible to place the MPU into a halt mode to three-state the machine, but MRDY will not stretch the clocks.

The mask set for a particular part may be determined by examining the markings on top of the part. Below the part number is a string of characters. The first two characters are the last two characters of the mask set code. If there are only four digits the part is the G7F mask set. The last four digits, the date code, show when the part was manufactured. These four digits represent year and week. For example a ceramic part marked:



is a T5A mask set made the twelfth week of 1980.

DMA/BREQ*

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.

A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by self-refresh. The MPU will acknowledge DMA/BREQ by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-refresh counter is only cleared if DMA/BREQ is inactive for two or more MPU cycles.

Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin low on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during any dead cycles by developing a system DMAVMA signal which is LOW in any cycle when BA has changed.




FIGURE 11 — E/Q RELATIONSHIP

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.


^{*}The on-board clock generator furnishes E and Q to both the system and the MPU. When MRDY is pulled low, both the system clocks and the internal MPU clocks are stretched. Assertion of DMA/BREQ input stops the internal MPU clocks while allowing the external system clocks to RUN (i.e., release the bus to a DMA controller). The internal MPU clocks resume operation after DMA/BREQ is released or after 16 bus cycles (14 DMA, two dead), whichever occurs first. While DMA/BREQ is asserted it is sometimes necessary to pull MRDY low to allow DMA to/from slow memory/peripherals. As both MRDY and DMA/BREQ control the internal MPU clocks, care must be exercised not to violate the maximum t_{CVC} specification for MRDY or DMA/BREQ. (Maximum t_{CVC} during MRDY or DMA/BREQ is 16 µs.)

When BA goes low (either as a result of DMA/BREQ = HIGH or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory to allow transfer of bus mastership without contention.

MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function.

This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt, HALT, or DMA/BREQ can also alter the normal execution of instructions. Figure 15 illustrates the flowchart for the MC6809.








FIGURE 13 - TYPICAL DMA TIMING (<14 CYCLES)





^{*} DMAVMA is a signal which is developed externally, but is a system requirement for DMA. Refer to Application Note AN-820.

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.



ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809 has the most complete set of addressing modes available on any microcomputer today. For example, the MC6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809:

Inherent (includes accumulator)

Immediate

Extended

Extended Indirect

Direct

Register

Indexed

Zero-Offset Constant Offset

Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Relative

Short/Long Relative Branching

Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB.

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The MC6809 uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

NOTE

signifies Immediate addressing; \$ signifies hexadecimal value.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA CAT STX MOUSE LDD \$2000

EXTENDED INDIRECT — As in the special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

> LDA [CAT] LDX [\$FFFE] [DOG] STU

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the MC6809 is compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

> LDA \$30

\$10 (assembler directive) SETDP

LDB \$1030 LDD < CAT

NOTE

< is an assembler directive which forces direct addressing.

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

> **TFR** X.Y Transfers X into Y **EXG** A, B Exchanges A with B A, B, X, Y **PSHS** Push Y, X, B and A onto S X, Y, D **PULU** Pull D, X, and Y from U

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

FIGURE 16 — INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

		Posti	oyte i	Regist	ter Bi	t	Indexed		
7	6	5	4	3	2	1	0	Addressing Mode	
0	R	R.	đ	d	d	d	d	EA = ,R + 5 Bit Offset	
1	R	R	0	0	0	0	0	,R+	
1	R	R	i	0	0	0	1	,R++	
1	R	R	0	0	0	1	0	, – R	
1	R	R	i	0	0	1	1	, – – R	
1	R	R	i	0	1	0	0	EA = R + 0 Offset	
1	R	R	1	0	1	0	1	EA = ,R + ACCB Offset	
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset	
1	R	R	i	1	0	0	0	EA = ,R +8 Bit Offset	
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset	
1	R	R	i	1	0	1	1	EA = R + D Offset	
1	х	х	i	1	1	0	0	EA = ,PC +8 Bit Offset	
1	Х	х	i	1	1	0	1	EA = ,PC + 16 Bit Offset	
1	R	R	i	1	1	1	1	EA = [,Address]	
								— Addressing Mode Field	
(Sign bit when b ₇ = 0) Register Field: RR									
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$								01 = Y 10 = U	

ZERO-OFFSET INDEXED — In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD O,X

CONSTANT OFFSET INDEXED — In this mode, a twoscomplement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5 bit (-16 to +15) 8 bit (-128 to +127) 16 bit (-32768 to +32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X LDX -2,S LDY 300,X LDU CAT,Y

TABLE 2 — INDEXED ADDRESSING MODE

		Non Indirect				Indi	rect		
Туре	Forms	Assembler Form	Postbyte Opcode	+	+	Assembler Form	Postbyte Opcode	+	+
Constant Offset From R	No Offset	,R	1RR00100	0	0	(,R)	1RR10100	3	0
(2s Complement Offsets)	5-Bit Offset	n, R	0RRnnnnn	1	0	defaults	to 8-bit		
	8-Bit Offset	n, R	1RR01000	1	1	(n, R)	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	(n, R)	1RR11001	7	2
Accumulator Offset From R (2s Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	(B, R)	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not allowed			Γ
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not allowed			Г
	Decrement By 2	, – – R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16-Bit Address	_	_	_	-	[n]	10011111	5	2

R = X, Y, U, or S RR: x = Don't Care 00 = X 01 = Y 10 = U 11 = S

⁺ and ⁺ indicate the number of additional cycles and bytes for the particular variation.

ACCUMULATOR-OFFSET INDEXED — This mode is similar to constant offset indexed except that the twoscomplement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B,Y LDX D,Y LEAX B,X

AUTO INCREMENT/DECREMENT INDEXED — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/ decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + + (X initialized to 0)

The desired result is to store zero in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0→temp calculate the EA; temp is a holding register X+2→X perform auto increment do store operation

INDEXED INDIRECT — All of the indexing modes, with the exception of auto increment/decrement by one or a ±4-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution A = XX (don't care)X = \$F000\$0100 LDA [\$10,X] EA is now \$F010 \$F150 is now the \$F010 \$F1 \$50 new EA \$F011 \$F150 SAA After Execution A=\$AA Actual Data Loaded X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by one indirect). Some examples of indexed indirect are:

LDA [,X] LDD [10,S] LDA [B,Y] LDD [,X++]

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are:

	BEQ BGT	CAT _. DOG	(short) (short)
CAT	LBEQ	RAT	(long)
DOG	LBGT	RABBIT	(long)
	•		Ū
	•		
	•		
RAT	NOP		
RABBIT	NOP		

PROGRAM COUNTER RELATIVE — The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR LEAX. TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

INSTRUCTION SET

The instruction set of the MC6809E is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the MC6809E, any register may be transferred to or exchanged with another of like size, i.e., 8 bit to 8 bit or 16 bit to 16 bit. Bits 4-7 of postbye define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

Transfer/Exchange Postbyte							
Source	Destination						
Register Field							
0000 = D (A:B)	1000 = A						
0001 = X	1001 = B						
0010 = Y	1010 = CCR						
0011 = U	1011 = DPR						
0100 = S							
0101 = PC							

NOTE
All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

LEAX MSG1, PCR
LBSR PDATA (print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b+ (any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b)

b → temp (calculate the EA)
 b + 1 → b (modify b, postincrement)
 temp → a (load a)

LEAa,-b

b-1→ temp (calculate EA with predecrement)
 b-1→b (modify b, predecrement)
 temp→ a (load a)

TABLE 3 - LEA EXAMPLES

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-Bit Constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y + A - Y	Adds 8-Bit A Accumulator to Y
LEAY D, Y	$Y + D \rightarrow Y$	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U − 10 → U	Substracts 10 from U
LEAS - 10, S	S - 10 → S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 - S	Used to 'Clean Up' Stack
LEAX 5, S	S + 5 → X	Transfers As Well As Adds

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX ,X+ does not change X; however, LEAX, -X does decrement; LEAX 1, X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. The unsigned multiply also allows multiple-precision multiplications.

LONG AND SHORT RELATIVE BRANCHES

The MC6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position-independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable ($\overline{\text{NMI}}$) or maskable ($\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since $\overline{\text{FIRQ}}$ and $\overline{\text{IRQ}}$ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ($\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 18 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on the MC6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-BIT OPERATION

The MC6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 18) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. \overline{VMA} is an indication of FFFF16 on the address bus, $R/\overline{W}=1$ and BS=0. The following examples illustrate the use of the chart.

Example 1: LBSR (Branch Taken)
Before Execution SP = F000

		•	
		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	*	1	VMA Cycle
5	FFFF	*	1	VMA Cycle
6	A000	*	1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	03	0	Stack Low Order Byte of
				Return Address

Example 2: DEC (Extended)

\$8000	DEC •	\$A000
	•	
	•	
\$A8000	\$80	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description						
1	8000	7A	1	Opcode Fetch						
2	8001	A0	1	Operand Address, High Byte						
3	8002	00	1	Operand Address, Low Byte						
4	FFFF	*	1	VMA Cycle						
5	A000	80	1	Read the Data						
6	FFFF	*	1	VMA Cycle						
7	A000	7F	0	Store the Decremented Data						

^{*}The data bus has the data at that particular address.

INSTRUCTION SET TABLES

The instructions of the MC6809 have been broken down into five different categories. They are as follows:


8-bit operation (Table 4) 16-bit operation (Table 5)

Index register/stack pointer instructions (Table 6)
Relative branches (long or short) (Table 7)
Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9

PROGRAMMING AID

Figure 19 contains a compilation of data that will assist in programming the MC6809.




1. If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC+1. However, if the interrupt is accepted (NMI or an unmasked FIRO or IRO) interrupt processing continues with this cycle as m on Figures 9 and 10 (Interrupt Timing).
2. If mask bits are clear, IRO and FIRO must be held low for three cycles to guarantee interrupt to be taken, although only one cycle is necessary to bring

the processor out of SYNC.

3. Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

FIGURE 18 — CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 5)



© ➂ Inherent Addressing Mode АВХ MUL SWI2. RTI CWAI ASLA/B SYNC ASLA/B ASRA/B CLRA/B COMA/B DAA DECA/B Condition Code Register Don't Care Don't Care Don't Care Don't Care Don't Care Don't Care CC Mask NNNN + 1 NNNN + 1 NNNN ± 1 NNNN + 1(2) NNNN+1 NNNN + 1 Stack INCA/B LSLA/B LSRA/B NEGA/B NOP ROLA/B RORA/B PC High Don't Care CCR Don't Care Don't Care Don't Care Don't Care FFFF Stack FFFF FFFF Stack NNNN+2 Don't Care 3-State FFFF PC Low PC Low Don't Care Don't Care Stack SEX TSTA/B FFFF Stack E = 17 FFFF Interrupt Present? Interrupt Present? PC High Don't Care Don't Care PC Low Don't Care Yes FFFF Yes NNNN+1 Stack A Register Stack Don't Care interrupt Vector High Stack 3-State User Stack Low PC High Don't Care FFFX FFFF Stack Stack B Register Stack Vector Low Don't Care User Stack High User Stack Low Direct Page Register FFFF Stack Stack Stack Don't Care Y Register Low User Stack High Don't Care FFFF Stack FFFF X Register High Stack Don't Care Y Register High Y Register Low FFFF Stack Stack X Register Low Stack Don't Care X Register Low Y Register High FFFF Stack Stack Y Register High Stack X Register High X Register Low Don't Care FFFF Stack Stack Y Register Low Stack Direct Page Register X Register High Stack Stack User Stack High Stack B Register Stack User Stack Low Stack Stack A Register B Register Stack Stack PC High Stack Condition Code Registe A Register Stack PC Low Stack Stack FFFF Don't Care Stack Interrupt Vector High FFFX FFFX + 1 Don't Care FFFF 9 9

FIGURE 18 — CYCLE-BY-CYCLE PERFORMANCE (Sheet 2 of 5)




FIGURE 18 — CYCLE-BY-CYCLE PERFORMANCE (Sheet 3 of 5)





FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 4 of 5)

FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 5)



^{*} The index register is incremented following the indexed access

TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

	O
Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
СОМ, СОМА, СОМВ	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC, or DP may be pushed to (pulled from) stack with either PSHS, PSHU (PULS, PULU) instructions.

TABLE 5 — 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D

NOTE: D may be pushed (pulled) to stack with either PSHS, PSHU (PULS, PULU) instructions.

TABLE 6 — INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, X, U, or PC with D, X Y, S, U, or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U, or PC
ABX	Add B accumulator to X (unsigned)

TABLE 7 - BRANCH INSTRUCTIONS

Instruction	Description								
	SIMPLE BRANCHES								
BEQ, LBEQ	Branch if equal								
BNE, LBNE	Branch if not equal								
BMI, LBMI	Branch if minus								
BPL, LBPL	Branch if plus								
BCS, LBCS	Branch if carry set								
BCC, LBCC	Branch if carry clear								
BVS, LBVS	Branch if overflow set								
BVC, LBVC	Branch if overflow clear								
	SIGNED BRANCHES								
BGT, LBGT	Branch if greater (signed)								
BVS, LBVS	Branch if invalid 2s complement result;								
BGE, LBGE	Branch if greater than or equal (signed)								
BEQ, LBEQ	Branch if equal								
BNE, LBNE	Branch if not equal								
BLE, LBLE	Branch if less than or equal (signed)								
BVC, LBVC	Branch if valid 2s complement result								
BLT, LBLT	Branch if less than (signed)								
	UNSIGNED BRANCHES								
вні, свні	Branch if higher (unsigned)								
BCC, LBCC	Branch if higher or same (unsigned)								
BHS, LBHS	Branch if higher or same (unsigned)								
BEQ, LBEQ	Branch if equal								
BNE, LBNE	Branch if not equal								
BLS, LBLS	Branch if lower or same (unsigned)								
BCS, LBCS	Branch if lower (unsigned)								
BLO, LBLO	Branch if lower (unsigned)								
	OTHER BRANCHES								
BSR, LBSR	Branch to subroutine								
BRA, LBRA	Branch always								
BRN, LBRN	Branch never								

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

1	P	Mnem	Mo	ode	~	#	OP	Mnem	Mod	le	~	#	OP	Mnem	Mode	~	#
02	0	NEG	Dire	ect	6	2	30	LEAX	Index	ced	4+	2+	60	NEG	Indexed	6+	2+
COM	1	*	4	•			31	LEAY	♠	.	4+	2+	61	*	♠		
04	2	*		١.			32	LEAS	l T	.	4+	2+	62	*	i	l	
04 LSR 06 ROR 07 ASR 08 ASL LSL 09 ROL 00 INC 00 I	зΙ	СОМ		1	6	2	33	LEAU	Index	ced	4+	2+	63	СОМ		6+	2+
Second S					1 1				1		5+		64			6+	2+
Correct Cor	•				ľ	-			Imm	ed			65				
07	•	ROR		1	6	2				- 1				ROR	1	6+	2+
08	- 1										-					6+	2+
OPEC	- 1							*	l """	~	3+	-				6+	2+
OA DEC 0B • 6 2 3A ABX<		Lumatero .						DTC	labor	اا	_	1			1 1	6+	2+
OB				1	1				I III A	e'''						6+	2+
OC	- 1				6	2			ΙŤ		-				1 1	10+	2+
OD	- 1															_	
0E OF OF CLR JMP OF CLR 3 2 3E 8 8 SWI					6				₩							6+	2+
OF CLR Direct 6 2 3F SWI Inherent 19 1 6F CLR Indicate 10 Page 2 — — — 40 NEGA Inherent 1 70 NEG External Indicate 11 Page 3 — — — 41 * 71 * 71 * 12 NOP Inherent 2 1 42 * 772 * 13 SYNC Inherent 2 1 42 * 2 1 73 COM 14 * 4 LSRA 2 1 73 COM 1 LSRA 2 1 74 LSR 1 74 LSR 1 77 ASR 1 8 2 1 76 ROR 1 77 ASR 1 1 77 ASR 1 1 77 ASR 1 1	1	i			6	2			Inher	ent	11	1				6+	2+
10	E	JMP	1	₩	3	2			-	ı					\ \	3+	2+
11	F	CLR	Dire	ect	6	2	3F	SWI	Inher	ent	19	1	6F	CLR	Indexed	6+	2+
11	+								 						<u> </u>	 	
12	0	Page 2	_	-	- 1	_	40	NEGA	Inher	ent	2	1	70	NEG	Extended	7	3
13 SYNC	1	Page 3	_	_	- 1	_	41	*	A				71	*	▲	1	
13	2	NOP	Inhe	rent	2	1	42	*	1	1			72	*	li		
14 * 44 LSRA 2 1 74 LSR 16 LBRA Relative 5 3 46 RORA 2 1 76 ROR 17 LBSR Relative 9 3 47 ASRA 2 1 76 ROR 18 * BRA Relative 9 3 47 ASRA 2 1 77 ASR 18 * BRA Inherent 2 1 49 ROLA 2 1 79 ROL 1A ORCC Immed 3 2 4A DECA 2 1 7A DEC 1B * - - 4B * - 7B * 1C ANDCC Immed 3 2 4C INCA 2 1 7D TST 1E EXG Immed 8 2 4E * - 7E JMP 1F TFR Immed 3 2 50	3	SYNC					43	COMA		- }	2	1	73	сом		7	3
15	- 1					,			1 1	ı		1	74	LSR		7	3
16 LBRA Relative 5 3 46 RORA 2 1 76 ROR 17 LBSR Relative 9 3 47 ASRA 2 1 77 ASR 18 * LB * 48 ASLA_LSLA 2 1 77 ASR 19 DAA Inherent 2 1 49 ROLA 2 1 78 ASL_LSL ROL 2 1 79 ROL DEC 78 * * * 48 * <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>*</td> <td>1 1</td> <td>- 1</td> <td> </td> <td></td> <td></td> <td>*</td> <td>1</td> <td>ľ</td> <td></td>								*	1 1	- 1				*	1	ľ	
17	- 1	IRRA	Rela	tiva	5	2		RORA			2	1	-	BOB	1	7	3
18 * Inherent 2 1 48 ASLA, LSLA 2 1 78 ASL, LSL 19 DAA Inherent 2 1 49 ROLA 2 1 79 ROL 1B * - 4B * 7B * 1C ANDCC Immed 3 2 4C INCA 2 1 7C INC 1D SEX Inherent 2 1 4D TSTA 2 1 7D TST 1E EXG Immed 8 2 4E * 7E JMP 1F TFR Immed 6 2 4F CLRA Inherent 2 1 7F CLR External E		1							1 1	- 1					1	7	3
19			neia	uve	9	3				- 1					1 1	7	
1A ORCC Immed 3 2 4A DECA 2 1 7A DEC 1B * - 4B * 7B * 7B * 1C ANDCC Immed 3 2 4C INCA 2 1 7C INC 1D SEX Inherent 2 1 4D TSTA 2 1 7D TST 7E JMP TST 7E JMP CLR Exte 20 BRA Immed 6 2 4F CLRA Inherent 2 1 7F CLR Exte 20 BRA Relative 3 2 50 NEGB Inherent 2 1 80 SUBA Immed 1 2 1 80 SUBA Immed 3 2 551 * 82 SBCA 3 2 1 83 SUBA 1 1 80 <td></td> <td></td> <td>Later</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1 </td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>į</td> <td></td> <td>3</td>			Later						1						į		3
18		-							1 1							7	3
1C ANDCC Immed 3 2 4C INCA 2 1 7C INC 1D SEX Inherent 2 1 4D TSTA 2 1 7D TST 7E JMP 1F TFR Immed 8 2 4E * Inherent 2 1 7F CLR External Extern		1	lmn	ned	3	2				- 1	2	1 1				7	3
1D		į	_	-					1				_			l	
1E EXG Immed 8 2 4E * Inherent 2 1 7E JMP External Exte			lmm	ned	3	2	4C		1 1	- 1						7	3
1F TFR Immed 6 2 4F CLRA Inherent 2 1 7F CLR Exter 20 BRA Relative 3 2 50 NEGB Inherent 2 1 80 SUBA Immed 21 BRN 3 2 51 * 81 CMPA 82 SBCA 22 BHI 3 2 52 * 82 SBCA 82 SBCA 82 SBCA 82 SBCA 83 SUBD 84 ANDA 85 BITA 85 BITA 85 BITA 85 BITA 85 BITA 86 LDA 87 * 86 LDA 87 * 85 BITA 88 EORA 89 ADCA 80 ADCA 80 ADCA 80		1	Inhei	rent	2	1		TSTA			2	1				7	3
20 BRA Relative 3 2 50 NEGB Inherent 2 1 80 SUBA Immodel 2 BRN	Ε	EXG	Imm	ned	8	2	4E	*	₩	·				JMP	₩	4	3
21 BRN 3 2 51 * 4 81 CMPA 22 BHI 3 2 52 * 82 SBCA 23 BLS 3 2 53 COMB 2 1 83 SUBD 24 BHS, BCC 3 2 54 LSRB 2 1 84 ANDA 25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA	F	TFR	Imm	ned	6	2	4F	CLRA	Inher	ent	2	1	7F	CLR	Extended	7	3
21 BRN 3 2 51 * 4 81 CMPA 22 BHI 3 2 52 * 82 SBCA 23 BLS 3 2 53 COMB 2 1 83 SUBD 24 BHS, BCC 3 2 54 LSRB 2 1 84 ANDA 25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA	+								 	\dashv						 	\vdash
22 BHI 3 2 52 * 23 BLS 3 2 53 COMB 2 1 83 SUBD 24 BHS, BCC 3 2 54 LSRB 2 1 84 ANDA 25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA	o	BRA	Rela	tive	3	2	50	NEGB	Inher	ent	2	1	80	SUBA	Immed	2	2
22 BHI 3 2 52 * 23 BLS 3 2 53 COMB 2 1 83 SUBD 24 BHS, BCC 3 2 54 LSRB 2 1 84 ANDA 25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA	1	BRN	4	A	3	2	51	*	♠				81	CMPA	♠	2	2
23 BLS 3 2 53 COMB 2 1 83 SUBD 24 BHS, BCC 3 2 54 LSRB 2 1 84 ANDA 25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA	2	вні					52	*	1 1	- 1			82	SBCA		2	2
24 BHS, BCC 3 2 54 LSRB 2 1 84 ANDA 25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA		BLS					53	СОМВ	1		2	1	83	SUBD		4	3
25 BLO, BCS 3 2 55 * 85 BITA 26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA								· ·	1							2	2
26 BNE 3 2 56 RORB 2 1 86 LDA 27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA				i				*	1 1		•		-			2	2
27 BEQ 3 2 57 ASRB 2 1 87 * 28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA								DODD.			2	1				2	2
28 BVC 3 2 58 ASLB, LSLB 2 1 88 EORA 29 BVS 3 2 59 ROLB 2 1 89 ADCA										- 1						2	-
29 BVS 3 2 59 ROLB 2 1 89 ADCA				i i						- 1						١.	
										Ì						2	2
									1 1							2	2
2A BPL 3 2 5A DECB 2 1 8A ORA											2	1				2	2
2B BM									1	- 1					₩	2	2
		BGE			3	2	5C	INCB				1	8C		Immed	4	3
2D BLT 3 2 5D TSTB 2 1 8D BSR Rel	o	BLT			3	2	5D	TSTB			2	1	8D	BSR	Relative	7	2
2E		BGT	4		3		5E	*	↓	ŀ			8E	LDX	Immed	3	3
2F BLE Relative 3 2 5F CLRB Inherent 2 1 8F *	F	BLE	Rela	tive	3 		5F	CLRB	Inher	ent	2	1	8F	*		l	

LEGEND:

- ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)
- # Number of program bytes
- * Denotes unused opcode

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)

00			T		65	14	14:			00				
OP 90	Mnem SUBA	Mode	~	#	OP	Mnem	Mode	-	*	OP	Mnem	Mode	<u> </u>	4
90	CMPA	Direct	4	2 2	C0	SUBB	Immed	2	2					
92	SBCA	l T	4	2	C1	СМРВ	1	2	2		_	and 3 Machine	1	
93	SUBD		6	2	C2	SBCB		2	2			Codes		_
94	ANDA		4	2	C3 C4	ADDD ANDB		4 2	3 2	1001	1.001	0-1-1	Б	4
95	BITA		4	2	C5	BITB	Immed	2	2	1021 1022	LBRN	Relative		4
96	LDA		4	2	C6	LDB	Immed	2	2	1022	LBHI LBLS"	1 1	5(6) 5(6)	4
97	STA		4	2	C6 C7	*	A A			1023	1		5(6)	4
98	EORA		4	2	C8	EORB '	l T	2	2	1024	LBHS, LBCC LBCS, LBLO		5(6)	4
99	ADCA		4	2	C9	ADCB		2	2	1025	LBCS, LBLO		5(6)	4
9A	ORA		4	2	CA	ORB		2	2	1027	LBEQ		5(6)	4
9B	ADDA		4	2	СВ	ADDB		2	2	1028	LBVC		5(6)	4
9C	CMPX		6	2	cc	LDD		3	3	1029	LBVS		5(6)	4
9D	JSR		7	2	CD	*	↓			102A	LBPL	l	5(6)	4
9E	LDX	₩	5	2	CE	LDU	Immed	3	3	102B	LBMI	l	5(6)	4
9F	STX	Direct	5	2	CF	*				102C	LBGE		5(6)	4
		<u> </u>				SUBB	Direct	4	2	102D	LBLT		5(6)	4
A0	SUBA	Indexed	4+	2+	D0 D1	CMPB	Direct ▲	4	2	102E	LBGT		5(6)	4
A1	CMPA	↑	4+	2+	D2	SBCB	IT	4	2	102F	LBLE	Relative	5(6)	4
A2	SBCA		4+	2+	D2	ADDD		6	2	103F	SWI2	Inherent	20	2
A3	SUBD		6+	2+	D3	ANDB		4	2	1083	CMPD	Immed	5	4
A4	ANDA		4+	2+	D5	BITB		4	2	108C	CMPY		5	4
A5	BITA		4+	2+	D6	LDB		4	2	108E	LDY	Immed	4	4
A6	LDA		4+	2+	D7	STB		4	2	1093	CMPD	Direct	7	3
A7 A8	STA EORA		4+	2+	D8	EORB		4	2	109C	CMPY	↑	7	3
			4+	2+	D9	ADCB		4	2	109E	LDY		6	3
A9 AA	ADCA ORA		4+	2+	DA	ORB		4	2	109F	STY	Direct	6	3
AB	ADDA		4+	2+ 2+	DB	ADDB		4	2	10A3	CMPD	Indexed	7+	3+
AC	CMPX		6+	2+	DC	LDD		5	2	10AC	CMPY	↑	7+	3+
AD	JSR		7+	2+	DD	STD		5	2	10AE	LDY	₩	6+	3+
AE	LDX		5+	2+	DE	LDU	₩	5	2	10AF	STY	Indexed	6+	3+
AF	STX	Indexed	5+	2+	DF	STU	Direct	5	2	10B3	CMPD	Extended	8	4
<u> </u>	J.7.	uexeu	ت ا	4 1	EO	SUBB	Indexed	4+	2+	10BC	CMPY	↑	8	4
во	SUBA	Extended	5	3	E0 E1	CMPB	indexed ▲	4+	2+	10BE	LDY	F	7	4
B1	CMPA	A	5	3	E2	SBCB	1 T	4+	2+	10BF 10CE	STY	Extended	7	4
B2	SBCA	T	5	3	E3	ADDD		6+	2+	10CE	LDS	Immed Direct	4	3
В3	SUBD		7	3	E4	ANDB		4+	2+	10DF	STS		6 6	3
B4	ANDA		5	3	E5	BITB]	4+	2+	10EF	LDS	Direct Indexed	6+	3+
B5	BITA		5	3	E6	LDB		4+	2+	10EF	STS	Indexed	6+	3+
В6	LDA		5	3	E7	STB		4+	2+	10FE	•	Extended	t :	4
B7	STA		5	3	E8	EORB		4+	2+	10FF		Extended		4
B8	EORA		5	3	E9	ADCB		4+	2+	113F	SWI3		20	2
89	ADCA		5	3	EA	ORB		4+	2+	1183	CMPU	Immed	5	4
ВА	ORA		5	3	EB	ADDB		4+	2+	118C		Immed	5	4
вв	ADDA		5	3	EC	LDD	"	5+	2+	1193	CMPU	Direct	7	3
вс	CMPX		7	3	ED	STD		5+	2+	119C		Direct	7	3
BD	JSR		8	3	EE	LDU	\ \	5+	2+		CMPU	Indexed	7+	3+
BE	LDX	_ ♥.	6	3	EF	STU	Indexed	5+	2+		CMPS	Indexed	7+	3+
BF	STX	Extended	6	3	F0	SUBB	Extended	[3		CMPU	Extended		4
					F0 F1	CMPB	Extended	5	3		CMPS	Extended		4
1					F2	SBCB	l T	5	3					
					F3	ADDD		7	3					
1					F4	ANDB		5	3			Ì		
					F5	BITB		5	3				1	
					F6	LDB		5	3					
				F7	STB		5	3						
NOTE	. All	doc c b		afinad	F8	EORB		5	3					
NOTE	: All unused opcod	es are bot	ın und	etined	F9	ADCB		5	3					
ļ	and illegal			İ	FA	ORB	↓	5	3					
					FB	ADDB	Extended	1 1	3					
ļ					FC	LDD	Extended	1 -	3					
ļ					FD	STD	A	6	3					
					FE	LDU	↓	6	3					
l					FF	STU	Extended	6	3				1	
					لـــنـــا					<u> </u>	L	L		لـــــا

FIGURE 19 — PROGRAMMING AID

		<u> </u>		Addressing Modes						П												
	_		medi	ate		Direct			dexe			ctend			here	_			3		1	
Instruction	Forms	Op	_	1	Op	_	1	Ор	_	,	Ор		,	Op	_		Description	+-	2	_	٧	-
ABX ADC	ADCA		_	_	- 00			40			- 20	_		3A	3	1	B+X-X (Unsigned) A+M+C-A	ŀ	ŀ	ŀ	•	·
AUC	ADCA ADCB	89 C9	2 2	2 2	99 D9	4	2 2	A9 E9	4+ 4+	2+ 2+	B9 F9	5	3				B+M+C→B	1	1	!	1	
ADD	ADDA	88	2	2	9B	4	2	AB	4+	2+	ВВ	5	3				A+M-A	1	1	1	:	1
	ADDB	CB	2	2	DB	4	2	EB	4+	2+	FB	5	3				B + M → B D + M:M + 1 → D	-	!	1	1	!
AND	ADDD	C3 84	2	2	D3	6	2	E3	6+ 4+	2+	F3 B4	7 5	3				A A M - A	-	-	1	0	1.
	ANDB	C4	2	2	D4	4	2	E4	4+	2+	F4	5	3				B A M - B	•	i		ő	1
	ANDCC	1C	3	2													CC A IMM—CC	Ш				7
ASL	ASLA ASLB													48 58	2	1	₿} ┌ ╾┌┼┼┼┼	8	1	!	1	
	ASL				08	6	2	68	6+	2+	78	7	3	36	_	,	M C 67 60	8	i	i	i	1
ASR	ASRA													47	2	1	A)[[]	8	ī	ī	•	1
	ASRB ASR				07	6	2	67	6+	2+	77	7	3	57	2	1	B } - 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2	8	;	:	•	;
BIT	BITA	85	2	2	95	4	2	A5	4+	2+	B5	5	3				Bit Test A (M A A)	•	÷	÷	0	·
	BITB	C5	2	2	D5	4	2	E5	4+	2+	F5	5	3				Bit Test B (M A B)	•	1	1	0	•
CLR	CLRA													4F 5F	2	1	0 → A 0 → B	•	0	1	0	0
	CLRB				0F	6	2	6F	6+	2+	7F	7	3	or	2	1	0-M		0	1	0	0
СМР	СМРА	81	2	2	91	4	2	Α1	4+	2+	В1	5	3				Compare M from A	8	1	:	1	1
	CMPB	C1	2	2	D1	4	2	E1	4+	2+	F1	5 8	3				Compare M from B	8	1	1	1	!
	CMPD	10 83	5	4	10 93	7	3	10 A3	7+	3+	10 B3	B	4				Compare M:M + 1 from D	•	•	1	1	1
	CMPS	11 8C	5	4	11 9C	7	3	11 AC	7+	3+	11 BC	8	4				Compare M:M + 1 from S	•	1	1	1	ı
	CMPU	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M:M+1 from U	•	ı	1	1	1
	СМРХ	83 8C	4	3	93 9C	6	2	A3 AC	6+	2+	B3 BC	7	3				Compare M:M + 1 from X			1	١,	
	CMPY	10	5	4	10	7	3	10	7+	3+	10	8	4				Compare M:M + 1 from Y	•	i	1	i	i
		8C			9C			AC			вс								_			_
СОМ	COMA COMB													43 53	2	1	A → A B → B	•	1	1	0	1
	COM				03	6	2	63	6+	2+	73	7	3		-		$\overline{M} \rightarrow M$	•	i	i	0	1
CWAI		3C	≥20	2													CC ∧ IMM → CC Wait for Interrupt					7
DAA	•													19	2	1	Decimal Adjust A	•	1	1	0	1
DEC	DECA DECB													4A 5A	2	1	A – 1 → A B – 1 → B	:	;	1	1	:
•	DEC				0A	6	2	6A	6+	2+	7A	7	3	57	-	'	M – 1 → M	•	i	i	i	•
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	В8	5	3				A V M → A	•	ī	1	0	
EXG	EORB R1, R2	C8	2 8	2	D8	4	2	E8	4+	2+	F8	5	3				B V M→B R1→R2 ²	•	•	1	0	+
INC	INCA	16	0		-					_				4C	2	1	A + 1 A	•	1	1	1	•
	INCB													5C	2		B + 1 → B	•	i	ı	i	
	INC			·	0C	ĝ	2	6C			7C	7	3				M+1-M EA ³ -PC	•	1	1	1	+
JMP JSR				-	0E 9D	7	2	6E	3+ 7+		7E BD	8	3				Jump to Subroutine	•	•	•	•	₩-
LD	LDA	86	2	2	96	4	2		4+		B6	5	3				M-A	•	-	•	-	·
	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3				M-B	•	i	i	0	•
	LDD	CC	3	3	DC	5	2	EC	5+ 6+	2+	FC	6	3				M:M + 1 → D M:M + 1 → 3	•	!	1	0	
	LDS	10 CE	7	4	10 DE		اد	EE	• •	"	10 FE	′	4				IVI.IVI T I T J		١,	1	١	•
	LDU	CE	3	3	DE	5	2	ΕE	5+		FE	6	3				M:M + 1 - U	•	1	1	0	
	LDX	8E 10	3	3	9E 10	5 6	3		5+ 6+		BE 10	6	3				M:M + 1 → X M:M + 1 → Y	•	:	1	0	
	-D1	8E			9E			AE			BE	Ľ						Ĺ	Ľ	Ľ	Ľ	Ĺ
LEA	LEAS							32									EA ³ -S	•	•	•	•	•
	LICALI			l	l	1	I	33	4+	2+	l	l	l	1	1	1	EA3-U	•	•	•	•	•
	LEAU LEAX							30	4+	2+	l	l					EA ³ -X			1	•	

LEGEND:

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply

- M Complement of M
- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero result
- V Overflow, 2's complement
- C Carry from ALU

- 1 Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- : Concatenation
- V Logical or
- Λ Logical and
- → Logical Exclusive or

FIGURE 19 — PROGRAMMING AID (CONTINUED)

		Addressing Modes								П	Π	Π										
		Im	media	ite		Direc	t	In	dexe	d1	E	tend	ed	Ir	here	nt		5		2	1	0
Instruction	Forms	Op	~	#	Οp	~	#	Op	~	#	Op	~	#	Ор	~	*	Description	H	N	Z	٧	n
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	7	3	48 58	2	1	$ \begin{pmatrix} A \\ B \\ M \end{pmatrix} $ $ \begin{pmatrix} C \\ D7 \end{pmatrix} $ $ D0 $	•	:	1	:	I I I
LSR	LSRA LSRB LSR				04	6	2	64	6+	2+	74	7	3	44 54	2 2	1	$ \begin{array}{c} A \\ B \\ M \end{array} $ 0 $ \begin{array}{c} \bullet \\		0 0 0	1 1 1	• •	: :
MUL														3D	11	1	A × B – D (Unsigned)	•	•	1	•	9
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	7	3	40 50	2	1	Ā + 1 — A B + 1 — B M + 1 — M		1 1		: :	1 1 1
NOP														12	2	1	No Operation	•	•	•	•	•
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4	2	AA EA	4 + 4 +	2+ 2+	BA FA	5 5	3				A V M – A B V M – B CC V IMM – CC	•	1	1	0 0 7	•
PSH	PSHS PSHU	36	5+4 5+4	2 2													Push Registers on S Stack Push Registers on U Stack	·	:	:	•	•
PUL	PULS PULU	35 37	5 + 4 5 + 4	2 2													Pull Registers from S Stack Pull Registers from U Stack	:	:	:	:	•
ROL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	7	3	49 59	2	1	Â M C b ₇ b ₀		1 1	1 1	1 1 1	1 1
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2	1	Å B M C b ₇ b ₀	•	1 : :	1 1	• • •	1 1
RTI														3B	6/15	1	Return From Interrupt					7
RTS														39	5	1	Return from Subroutine		•	•	•	•
SBC	SBCA SBCB	82 C2	2 2	2 2	92 D2	4	2 2	A2 E2	4 + 4 +	2+ 2+	B2 F2	5 5	3 3				A – M – C – A B – M – C – B	8 8	1 1	1 1	1	1
SEX														1D	2	1	Sign Extend B into A	•	1	1	C	•
ST	STA STB STD STS				97 D7 DD 10 DF	4 5 6 5	2 2 2 3	A7 E7 ED 10 EF EF	4+ 4+ 5+ 6+	2+ 2+ 2+ 3+	B7 F7 FD 10 FF FF	5 6 7	3 3 4 3				A-M B-M . D-M:M+1 S-M:M+1	•	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0000 0	• • •
	STX				9F 10 9F	5 6	3	AF 10 AF	5+ 6+	2+ 3+	BF 10 BF	6 7	3 4				X — M M + 1 Y — M:M + 1	•	:	1	0	•
SUB	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				A - M - A B - M - B D - M:M + 1 - D	8	1 1	:	1	1 1 1
SWI	SWI ⁶ SWI2 ⁶ SWI3 ⁶													3F 10 3F 11	19 20 20		Software Interrupt 1 Software Interrupt 2 Software Interrupt 3	•	-	•	•	•
														3F				L				Ш
SYNC														13	≥4	1	Synchronize to Interrupt	•	•	•	•	•
TFR	R1, R2	1F	6	2	L					<u> </u>	L						R1 – R2 ²	•	•	•	•	•
TST	TSTA TSTB TST				0D	6	2	6D	6+	2+	7D	7	3	4D 5D	2	1	Test A Test B Test M		1 1 1	:	0 0 0	•

NOTES:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP

The 16 bit registers are: X, Y, U, S, D, PC

- 3. EA is the effective address.
- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Vaue of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.

FIGURE 19 — PROGRAMMING AID (CONTINUED) Branch Instructions

		Addressing Mode Relative				5	3	2	1	0
Instruction	Forms	OP		,	Description	H	Z	Ž	Ÿ	Č
BCC	BCC LBCC	24 10 24	3 5(6)	2	Branch C = 0 Long Branch C = 0	•	•	• •	•	•
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	•	•	•	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z = 1 Long Branch Z = 1	:	•	•	•	•
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch≥Zero Long Branch≥Zero	•	•	• •	• •	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch > Zero Long Branch > Zero	•	• •	•	• •	•
ВНІ	BHI LBHI	22 10 22	3 5(6)	4	Branch Higher Long Branch Higher	•	• •	•	•	•
BHS	BHS LBHS	24 10 24	3 5(6)	2	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	2	Branch≤Zero Long Branch≤Zero	•	•	• •	• •	• •
BLO	BLO LBLO	25 10 25	3 5(6)	-	Branch lower Long Branch Lower	•	•	•	•	•

			Addressing Mode Relative			5	3	2	1	0
Instruction	Forms	OP	~ 5		Description		N	Z	V	Č
BLS	BLS	23	3 5(6)	2	Branch Lower or Same Long Branch Lower	•	•	•	•	•
		23			or Same					Ш
BLT	BLT LBLT	2D 10 2D	3 5(6)	4	Branch < Zero Long Branch < Zero	• •	•	• •	•	•
ВМІ	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Minus Long Branch Minus	•	•	:	:	•
BNE	BNE LBNE	26 10 26	3 5(6)	2 4	Branch Z = 0 Long Branch Z = 0	•	:	:	:	•
BPL	BPL LBPL	2A 10 2A	3 5(6)	2	Branch Plus Long Branch Plus	:	:	:	•	•
BRA	BRA LBRA	20 16	3 5	2	Branch Always Long Branch Always	•	:	•	:	•
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	:	:	:	:	:
BSR	BSR LBSR	8D 17	7 9	3	Branch to Subroutine Long Branch to Subroutine	•	:	:	:	:
BVC	BVC LBVC	29 10 28	3 5(6)	2 4	Branch V = 0 Long Branch V = 0	•	•	•	•	•
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	•	•	•	:	•

SIMPLE BRANCHES

	OP	~	
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	ВМІ	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

	Test	True	OP	False	OP
	r>m	ВНІ	22	BLS	23
	r≥m	BHS	24	BLO	25
•	r = m	BEQ	27	BNE	26
	r≤m	BLS	23	вні	22
	r < m	BLO	25	BHS	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

NOTES:

- 1. All conditional branches have both short and long variations.
- 2. All short branches are two bytes and require three cycles.
- 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
- 4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.

ORDERING INFORMATION

Package Type	Frequency	Temperature Range	Order Number
Ceramic	1.0 MHz	0°C to 70°C	MC6809L
L Suffix	1.0 MHz	-40°C to 85°C	MC6809CL
1	1.5 MHz	0°C to 70 °C	MC68A09L
	1.5 MHz	- 40°C to 85°C	MC68A09CL
	2.0 MHz	0°C to 70 °C	MC68B09L
	2.0 MHz	- 40°C to 85°C	MC68B09CL
Plastic	1.0 MHz	0°C to 70°C	MC6809P
P Suffix	1.0 MHz	- 40°C to 85°C	MC6809CP
1	1.5 MHz	0°C to 70°C	MC68A09P
	1.5 MHz	– 40°C to 85°C	MC68A09CP
	2.0 MHz	0°C to 70°C	MC68B09P
	2.0 MHz	-40°C to 85°C	МС68В09СР

Package Type	Frequency	Temperature Range	Order Number
Cerdip	1.0 MHz	0°C to 70°C	MC6809S
S Suffix	1.0 MHz	- 40°C to 85°C	MC6809CS
	1.5 MHz	0°C to 70°C	MC68A09S
	1.5 MHz	- 40°C to 85°C	MC68A09CS
	2.0 MHz	0°C to 70°C	MC68B09S
	2.0 MHz	-40°C to 85°C	MC68B09CS